The chip-level 1 Â 2 optical interconnects using the polymer vertical splitter developed on a silicon substrate are demonstrated. The 1 Â 2 vertical-splitting configuration is realized using a polymer waveguide terminated at three silicon 45 reflectors. The highfrequency transmission lines combined with the indium solder bumps are developed to flipchip assemble a vertical-cavity surface-emitting laser chip at the input port and two photodetector chips at two output ports. Total transmission loss of À3.26 dB with a splitting ratio of 1 : 1 for the proposed splitter is experimentally obtained. A 10-Gbit/s data transmission with bit error rates better than 10 À12 for two output ports is achieved. It reveals that such chiplevel 1 Â 2 optical interconnects using the polymer vertical splitter are suitable for high-speed data transmission with multiple output ports.
Introduction
To meet the requirement of high-speed data transmission for board-and chip-level links, the guidedwave optical links using the polymer waveguides [2] - [4] or the silicon waveguides [1] , [5] - [7] , [12] , [13] as the optical media were proposed to demonstrate the board-level [8] and chip-level optical interconnects [1] - [7] , [12] , [13] . Considering the guided-wave optical interconnects developed on a silicon-on-insulator (SOI) substrate, the Fabry-Perot laser array, the optical modulators, the germanium (Ge) photodiodes, and the silicon waveguides are integrated on a single silicon chip for chip-level optical interconnects [1] . The 1 Â 4 optical splitter using the multimode interferometer (MMI) couplers is also developed to increase the total bandwidth for each channel. The overall optical loss of 18 dB and error-free data transmission at 12.5 Gbit/s for whole system was demonstrated [6] . The current consumption over 150 mA per channel of the laser array is needed for launching the optical power as large as 13 dBm [7] . Such a large power consumption would be a concern for real chip-level optical-interconnect applications.
Polymer materials served as the polymer waveguides applied for optical-interconnect technology have some advantages such as a broad transparent window, high flexibility, and so on [2] - [4] . A multi-mode polymer waveguide developed on a silicon chip was proposed to apply for chip-scale optical interconnects. This proposed polymer waveguide having a prism coupler and a curved-facet coupler was used to achieve an out-of-plane coupling between the modulator and the PD [2] . The polymer waveguide with a 3-dimensional (3-D) structural profile were implemented for on-chip optical-interconnect application [3] . However, these fabricated polymer waveguides with the complex fabrication processes of the gray-scale lithography [2] and the 3-D laser lithography [3] are needed. In this work, the proposed polymer waveguide are realized on the silicon substrate by using a standard lithography.
Recently, we proposed a concept of on-chip out-of-plane optical interconnects for core-to-core (central processing unit, CPU) links using the polymer waveguide terminated at two 45 reflectors on a silicon substrate [4] . However, the core-to-multicore links is still essential considering the multicore processor. In order to achieve core-to-multicore links, an instance of core-to-two core links using the guided-wave optical-interconnect technology is introduced and illustrated in Fig. 1 . The data transmission from core 1 to core 2 and from core 1 to core 3 on a silicon chip could be achieved through a 1 Â 2 vertical-splitting configuration, which is composed of a polymer waveguide and three silicon 45 reflectors. The high-speed VCSEL and PD chips are fitted at input port and two output ports (OUT 1 and OUT 2 ) to provide high-speed optical interconnects for core-to-two core links.
In this paper, we focus on the development of the proposed 1 Â 2 vertical splitter and its highspeed data-transmission capability. As shown in Fig. 2 , a polymer waveguide terminated at three 45 micro-reflectors is realized on a silicon substrate to form a 1 Â 2 vertical-splitting configuration Fig. 1 . Instance of CPU core-to-two core links using the guided-wave optical interconnects with a 1 Â 2 vertical splitter. and a VCSEL chip at input port and two PD chips at two output ports are flip-chip assembled onto this splitter to demonstrate high-speed optical interconnects. The paper is structured as follows: Section 2 introduces the power-splitting design concept of the proposed splitter. The optical characteristics of 1 Â 2 vertical splitter including the power-splitting ratio and the total transmission loss are also discussed in this section. Section 3 presents the fabrication and assembly results of the splitter. Section 4 describes the characterization of the proposed splitter, including the S-parameter evaluations of the transmission lines, which are adopted to connect VCSEL and PD chips, the optical-characteristic measurement of the transmission loss and the splitting ratio for two output ports, and the evaluations of the small-signal frequency responses, the eye patterns and the bit error rates (BERs) with a data rate of 10 Gbit/s for whole system.
Optical Design of Chip-Level 1 Â 2 Optical Interconnects Using Polymer Vertical Splitter
As shown in Fig. 3(a) , the proposed polymer vertical splitter developed on the silicon optical bench (SiOB) is composed of a polymer waveguide and three silicon 45 reflectors. In order to demonstrate the high-speed optical interconnects with the 1 Â 2 vertical splitter, one VCSEL chip at the input port and two PD chips at two output ports are flip-chip assembled onto the splitter. The silicon 45 reflector with an etching depth of 30 m is applied for the out-of-plane coupling of VCSEL-to-waveguide and waveguide-to-PD. Fig. 3(b) shows the cross-sectional configuration of the proposed polymer waveguide. As can be seen, the EpoCore photoresist as a core layer with a refractive index of 1.587 and the EpoClad photoresist as a cladding layer with a refractive index of Fig. 3 . Schematic illustrations of (a) the whole 1 Â 2 polymer vertical splitter with a VCSEL and two PD chips flip-chip assembling on the SiOB, (b) the cross-sectional configuration of the proposed polymer waveguide, and (c) the 45 reflector 2 ðR 2 Þ inserted into the polymer waveguide (region III) to vertically transmit some optical power to output port 1 ðOUT 1 Þ.
1.58 enclosing both sides of the core layer are adopted for this polymer-waveguide configuration. Both polymer-core and polymer-cladding layers are sandwiched in between two silicon-dioxide ðSiO 2 Þ layers, which are served as the upper and lower cladding layers with the thicknesses of 1 and 2 m, respectively. Its refractive index is 1.45.
As shown in Fig. 3 (a), the polymer waveguide with a total length of 8 mm and a thickness of 30 m is developed on the bottom mesa of the SiOB. The structure of polymer waveguide could be divided into five regions, including two straight waveguides with a width of 40 m within the region I and region V, two taper waveguides within the region II and region IV, and a straight waveguide with a width of 80 m within the region III. As can be seen in Fig. 3(a) , the laser beam emitting from the VCSEL at the input port impinges upon the 45 reflector 1 ðR 1 Þ, couples into the polymer waveguide (region I), and then penetrates into the taper waveguide (region II). In the region III of proposed waveguide, the partial optical power would be vertically deflected at output port 1 ðOUT 1 Þ via the 45 reflector 2 ðR 2 Þ and then be received by the PD chip ðPD 1 Þ. The partial lightwave propagating along the polymer waveguide within the region III would penetrate into another taper waveguide (region IV). Finally, in the region V of proposed waveguide, the remaining optical power would be vertically coupled into output port 2 ðOUT 2 Þ via the 45 reflector 3 ðR 3 Þ and then be received by another PD chip ðPD 2 Þ. As shown in Fig. 3 (c), a vertical-transition structure based on the 45 reflector 2 ðR 2 Þ is inserted into the polymer waveguide (region III) to vertically transmit some optical power to OUT 1 and partial optical power propagates along a free channel without a vertical-transition structure for OUT 2 . Moreover, the power-splitting ratio between two output ports could be controlled by adjusting the width ratio of the width W OUT1 and W OUT2 , which are also denoted in Fig. 3 (c) (Note: the waveguide width of 80 m within the region III is fixed.). For example, the splitting ratio of 1:1 could be achieved if the width W OUT1 to be 30 m for OUT 1 and the width W OUT2 to be 20 m for OUT 2 are set.
The optical characteristics of the proposed 1 Â 2 vertical splitter including the power-splitting ratio and total transmission loss are studied using the ray-tracing simulator of Advanced Systems Analysis Program (ASAP). The Gaussian-distributed light source with an operating wavelength of 850 nm, a full diverging angle of 30
, and an aperture size of 15 m in diameter for the VCSEL as well as the active-area diameter of 70 m for the PD are assumed in the simulation model. A VCSEL chip fitted at the input port and two PD chips fitted at two output ports with a vertical separation of 5 m from the waveguide are also set.
The inset of Fig. 4 shows the top view of the 45 reflector 2 inserted into the region III of the polymer waveguide. The power-splitting ratio between two output ports is controlled by shifting the polymer waveguide toward/away from the 45 reflector 2 to adjust both widths of W OUT1 and W OUT2 . Fig. 4 shows the simulated result of the power-splitting ratio (defined as the ratio of transmission loss at OUT 1 to transmission loss at OUT 2 , T OUT1 =T OUT2 ) as a function of the waveguide-width ratio of W OUT1 to W OUT2 . The transmission loss at the output port will increase/decrease as the corresponding width (W OUT1 or W OUT2 ) becomes wide/narrow. The total transmission loss of around À1.92 dB for this 1 Â 2 vertical splitter is also obtained from the simulation. The total transmission losses under different ratios of W OUT1 to W OUT2 are very close due to a small divergent angle of laser beam and a short separation between the PD and the waveguide. Finally, in this work, in order to achieve a power-splitting ratio of 1 : 1 for two output ports, the waveguide widths of W OUT1 and W OUT2 as 30 and 20 m with the corresponding transmission losses of À4.98 and À4.92 dB is chosen and further realized to form the proposed 1 Â 2 vertical splitter.
Realization of Chip-Level 1 Â 2 Optical Interconnects Using Polymer Vertical Splitter
The proposed polymer vertical splitter is fabricated on the silicon optical bench (SiOB). The SiOB having the silicon 45 reflectors is realized on an oriented-defined (100) silicon wafer by using the anisotropic wet etching process in the mixed solutions of potassium hydroxide (KOH) and isopropyl alcohol (IPA) [9] , [10] . Fig. 5(a) shows the scanning-electron-microscopy (SEM) photo of the fabricated SiOB combined with the 45 reflector 2. The root-mean-square (RMS) surface roughness of silicon 45 reflector can be controlled less than 30 nm, which is better than the (1/10) requirement of a high-quality optical mirror [9] . In this paper, an etching depth of 45 reflectors to be 30 m is designed for this splitter. A gold-film coating with a 300-nm thickness is deposited on the 45 reflectors to enhance the reflectivity. After realizing the SiOB, as shown in Fig. 5(b) , the polymer waveguide as a core layer is fabricated on the bottom mesa of the SiOB by using the photolithograph process. Then, the polymer-cladding layer is coated on the SiOB to surround the core layer. Fig. 5(c) shows the 45 reflector 1 combined with the polymer waveguide. The height of polymer waveguide would exceed the depth of 45 reflector (which is highlighted within a white-dot circle) after fabricating the polymer waveguide on the SiOB. The height of the polymer waveguide to be equal to the reflector depth of 30 m is expected in order to avoid the extra optical loss. Hence, the extra height of both polymercore and polymer-cladding layers would be removed by using the chemical-mechanical-polishing (CMP) process. The fabricated results of both polymer layers with the CMP process are shown in Fig. 6(a) and (b) . The fabricated inaccuracy of polymer-layer height could be well controlled less than 2 m.
In order to assemble the VCSEL and PD chips onto the proposed polymer vertical splitter, the metal-film fabrication including high-frequency transmission lines and solder bumps are fabricated on the SiOB. As shown in Fig. 6(a) , the transmission lines with a thickness of 2 m and the indium (In) solder bumps with a thickness of 3 m are deposited on the top mesa of the SiOB by using the electron-gun (E-gun) evaporation, where the commercial 10-Gbit/s VCSEL chip flip-chip assembled onto the SiOB is also shown in this figure. Fig. 6(b) shows two commercial 10-Gbit/s PD chips flipchip bonded onto the top mesa of the SiOB and onto the polymer-cladding layer, respectively. 
Characterization of Chip-Level 1 Â 2 Optical Interconnects Using Polymer Vertical Splitter

Simulated and Measured Scattering (S)-parameter of High-Frequency Transmission Lines
As shown in Fig. 3(a) , the coplanar-waveguide (CPW) transmission lines (TLs) are designed on the silicon substrate and on the polymer-cladding layer for connecting the VCSEL (or PD 2 ) and PD 1 chips, respectively. The return loss ðS 11 Þ and insertion loss ðS 21 Þ of TLs are studied by using the full-wave electromagnetic field software, named the high frequency structure simulator (HFSS). For the S-parameter measurement, a vector network analyzer (VNA) and two Cascade radio-frequency (RF) probes with a bandwidth of 50 GHz are employed to measure the S 11 and the S 21 of the transmission lines.
The insets of Fig. 7(a) and (c) show the cross-sectional configurations of TLs developed on the polymer-cladding layer and on the silicon substrate, respectively. The silicon substrate with a thickness of 0.6 mm, the transmission line with a thickness of 2 m, the upper and lower SiO 2 isolation layers with the thicknesses of 1 and 2 m, and the polymer-cladding layer with a thickness of 30 m are adopted for the proposed TLs. The insets of Fig. 7(b) and (d) show the fabricated results of TLs developed on the polymer-cladding layer and on the silicon substrate, respectively. For the TL designed on the polymer-cladding layer, its structural parameters include the line length L of 500 m, the line width W po of 180 m, and the line spacing S po of 20 m. For the TL designed on the silicon substrate, its structural parameters include the line length L of 500 m, the line width W si of 42 m, and the line spacing S si of 30 m. Fig. 7 (a) and (b) show the measured and simulated results of the return loss ðS 11 Þ and the insertion loss ðS 21 Þ of TL, which is developed on the polymer-cladding layer. As shown in Fig. 7(a) , the S 11 are agreeable to both measured and simulated results and the S 11 less than À30 dB is achieved as operating frequency is up to 25 GHz. The S 21 shown in Fig. 7(b) indicates that the measured S 21 is better than À0.3 dB as operating frequency is up to 25 GHz. Fig. 7(c) and (d) show the S 11 and the S 21 of TL, which is developed on the silicon substrate including the measured and simulated results. As shown in Fig. 7(c) , the S 11 of both measured and simulated results are very similar and the S 11 less than À30 dB is also obtained as operating frequency is up to 25 GHz. The S 21 shown in Fig. 7(d) indicates that the measured S 21 is better than À0.5 dB as operating frequency is up to 25 GHz. Such low-loss transmission lines developed on the proposed polymer vertical splitter would be suitable for high-speed data transmission with a data rate of at least 10 Gbit/s.
Optical Transmission Loss and Power-Splitting Ratio of 1 Â 2 Vertical Splitter
As shown in Fig. 8 , two light spots within the red-dot circles at the output port 1 ðOUT 1 Þ and the output port 2 ðOUT 2 Þ are observed after the VCSEL chip is biased. It demonstrates that the proposed splitter has the 1 Â 2 vertical-splitting capability. The optical transmission losses and the splitting ratio of two output ports are evaluated after one VCSEL chip and two PD chips are assembled onto the splitter. In addition, the output optical power of VCSEL being 2 mW under a 6-mA bias current and the responsivity of PD being 0.51 (A/W) are previously measured in order to calculate the optical transmission losses at two output ports. The corresponding transmission losses at OUT 1 and OUT 2 are À6.25 and À6.28 dB, respectively. The power-splitting ratio for two output ports is very close to unity and the total transmission loss of the splitter is À3.26 dB. Compared the simulated transmission losses with the measured ones for both output ports, the loss variation of around 1.3 dB is attributed to the material absorption of polymer waveguide being not considered in the simulation.
Small-Signal Frequency Responses of Polymer Vertical Splitter
To investigate the high-frequency electro-optical (EO) performance of whole system, its smallsignal frequency response is measured using a vector network analyzer (VNA) and two Cascade radio-frequency (RF) probes. The RF signals generated from the port 1 of a VNA are directly fed into the VCSEL chip of proposed splitter via a ground-signal-ground (GSG) coplanar probe. The laser beams emitting from both output ports would be received by two PD chips. Finally, the electrical signals emitting from the PD chip would be received by the port 2 of a VNA via another GSG probe. The measured small-signal frequency responses at both OUT 1 and OUT 2 under different bias currents of the VCSEL are demonstrated in Fig. 9(a) and (b) , respectively, where the reversed-biased voltage of PD is fixed at 5 V. Their insets show the 3-dB bandwidth (BW) under different bias currents. According to the measured results shown in these figures, the 3-dB bandwidth better than 7.5 GHz is achieved for both output ports as the bias current is operated at least 3 mA. Such a minimum 3-dB bandwidth of 7.5 GHz could meet the requirement of operating a data rate of 10 Gbit/s [11] .
Performance of High-Speed Data Transmission of Polymer Vertical Splitter
The high-speed data-transmission experiments of the proposed polymer vertical splitter, including the eye patterns and the bit error rates (BERs) with an operating data rate of 10 Gbit/s are carried out. In order to find out the error-free data transmission with a bias current as small as possible, both eye patterns and BERs are measured under different bias currents of the VCSEL from 3 to 6 mA. The high-speed non-return-to-zero (NRZ) signals with a pattern length of the pseudorandom-binary-sequence (PRBS) being 2 15 À 1 bits generated by a pulse pattern generator (PPG) is fed into the VCSEL chip of the splitter via a GSG probe. The high-speed optical signals emitting from two output ports would be received by two PD chips. Finally, the sampling oscilloscope with a bandwidth of 50 GHz is employed to characterize the high-speed electrical signals at two output ports via another GSG probe. In order to obtain the high-quality eye pattern, each eye pattern under a specific bias current is adjusted to achieve an optimum driving condition by tuning the peak-to-peak modulation voltage ðV pp Þ. As can be seen in Fig. 10 , the reasonable eye patterns without adding a preamplifier under different bias currents are experimentally obtained for Fig. 10 . Eye patterns at a 10-Gbit/s transmission rate under different bias currents from 3 to 6 mA for OUT 1 and OUT 2 . It should be noted that these eye patterns are recorded at the optimum driving conditions for eye opening.
both OUT 1 and OUT 2 . The eye patterns of OUT 1 and OUT 2 with the same bias current and modulation voltage possess the similar waveforms due to the optical transmission loss at two output ports being very close.
For the BER measurement with a 10-Gbit/s transmission rate, the error detector (ED) instead of the oscilloscope is used to evaluate the data-transmission performance of the splitter. In addition, a preamplifier with an electrical gain of 27 dB (UA1L65VM) is employed to amplify small-electrical signals of both output ports during the BER measurement. Fig. 11(a) shows the measured result of BERs under different bias currents for both OUT 1 and OUT 2 . The BER better than 10 À12 at two output ports are achieved as the bias current is operated at least 5 mA. Fig. 11(b) shows the eye patterns for both OUT 1 and OUT 2 , respectively, under a 6-mA bias current with adding the preamplifier. The clear eye opening is also experimentally obtained. As shown in Fig. 11(a) , the recorded BERs under the 3-or 4-mA bias currents for two output ports would not be superior to the BER of 10 À12 due to the reasons that the small optical power from VCSEL of 0.9 mW under a 3-mA bias current and 1.3 mW under a 4-mA bias current are operated.
Conclusion
In this work, the chip-level 10-Gbit/s optical interconnects with the 1 Â 2 vertical splitter is demonstrated. The 1 Â 2 vertical-splitting configuration is realized using a polymer waveguide combined with three silicon 45 reflectors. One VCSEL and two PD chips are flip-chip assembled onto the splitter to demonstrate the high-speed chip-level optical interconnects. The low-loss highfrequency transmission lines with the return loss ðS 11 Þ less than À30 dB and insertion loss ðS 21 Þ less than À0.5 dB are achieved. The total transmission loss of À3.26 dB with a power-splitting ratio of unity is experimentally obtained. The reasonable 10-Gbit/s eye patterns without adding a preamplifier under different bias currents are also demonstrated for both output ports. Finally, the BERs better than 10 À12 at two output ports under a 5-mA bias current are achieved. It verifies that the chip-level 1 Â 2 optical interconnects using the polymer vertical splitter is suitable for high-speed data transmission with multiple output ports. It should be noted that these BERs and eye patterns are recorded at the optimum driving conditions.
